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RELIABILITY ENHANCEMENT OF RING OSCILLATOR BASED 
PHYSICALLY UNCLONABLE FUNCTIONS 
SUMMARY 
Physically unclonable functions are used to generate secret keys from complex 
physical system of a device. In fabricated ICs, because of process variations, devices 
can be identified and authenticated by using PUFs. Once an integrated circuit is 
produced, the doping concentration during fabrication process is fixed for a device. 
Nevertheless, these variations cannot be known before characterization of the 
individual device. Hence, device specific secret bits can be generated depending on 
process variations of fabricated integrated circuits. 
Unlike the non-volatile unique identification numbers, the numbers that are 
generated by PUF circuitries are invisible and in order to be achieved a measurement 
should be done. PUF circuitries use delay differences of equally laid elements inside 
the same chip. Behaviors of compared elements are not the same with respect to 
environmental changes. It is desired that the PUF circuitry should satisfy to generate 
stable outputs between measurements as in non-volatile identification numbers. 
However, due to environmental variations such as temperature and voltage 
variations, PUF circuitries do not generate the same output from measurement to 
measurement.  
In this thesis, ring oscillator based physically unclonable functions are chosen to be 
implemented on Xilinx Spartan 3E FPGA devices. Ring oscillators are coded and 
implemented with using specific synthesis and placement constraints. Implemented 
ring oscillators are paired and the frequency difference of the ring oscillator pairs are 
measured via counters that are using ring oscillator outputs as a clock source. The 
difference of the counters gives a parameter proportional to the frequency of the ring 
oscillators. Distributions are obtained from measurements and used as a model for 
the behavior of ring oscillator pairs. 
In order to increase the reliability of the ring oscillator based PUFs a labeling 
technique is used. Under different ambient temperature, the performance of labeling 
technique is evaluated. In this thesis, multiple bits extraction from a single ring 
oscillator pair is also analyzed. Conventionally, ring oscillator based PUFs generate 
only a single bit from a ring oscillator pair. This bit is generated by deciding faster 
ring oscillator. However, measuring frequency difference can enable multiple bits 
extraction by using the amount of frequency difference between ring oscillators. The 
enhancement of the method is investigated with using measurements under varying 
ambient temperature. 
Simulations are run according to obtained model. Simulation results show that using 
labeling technique increases the reliability of ring oscillator based PUFs. In measured 
environmental noise conditions, where 8.6% of total bits are unreliable, there are no 
unreliable bits detected with labeling technique. Under increasing noise conditions 
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where 23.5% of simulated ring oscillator pairs are unreliable, labeling technique only 
produces 0.1% unreliable bits. Simulations also show that number of unreliable bits 
in multiple bits extraction is increasing with the number of extracted bits. However, 
the information that is generated from a ring oscillator pair increases with multiple 
bits extraction. 
Measurements are done with three Spartan 3E starter kits. A temperature chamber is 
used to control the ambient temperature. Ambient is changed from 10 to 65    . No 
unreliable bits are observed for all three devices with labeling technique for 128-bit 
wide PUF output. Without using labeling technique, it is observed that 4-14 bits are 
unreliable. For two and three bits extractions, it is observed that the generated 
numbers are nearly equally distributed and unreliable bits are increased with the 
number of extracted bits. However, the length of the PUF output is increased. 
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HALKA OSĠLATÖR TABANLI FĠZĠKSEL KLONLANAMAYAN 
FONKSĠYONLARIN GÜVENĠLĠRLĠKLERĠNĠN ĠYĠLEġTĠRĠLMESĠ 
ÖZET 
Fiziksel  klonlanamayan  fonksiyonlar  (PUF),  aygıtların  karmaşık  fiziksel 
özelliklerinden yararlanarak, aygıta özgü gizli sayılar elde etmekte kullanılırlar. Elde 
edilen  bu  sayılardan,  tümleşik  devrelerin  teşhis  edilmesinde  ve  kimlik 
doğrulanmasında yararlanılabilir. Ayrıca bu sayılar çeşitli şifreleme uygulamaları 
için anahtar olarak kullanılabilirler. Tümleşik devrelerin üretim kaynaklı fiziksel 
farklılıkları,  üreticinin  kendisi  tarafından  bile  kontrol  edilemediğinden  fiziksel 
klonlanamayan fonksiyonlarda kullanılabilirler.  Bu farklılıklar, aygıt üretilmeden 
önce bilinmezler ve aygıt üretildiği anda rastgele dağılırlar. Bir cihaza ilişkin fiziksel 
farklılıklar ancak üretilen cihazın ölçümler yardımıyla karakterize edilmesi sonucu 
elde edilebilir. Bu da cihazın kendisinin ölçülmesini gerektirir. Yani cihaz olmadan 
karakterize edilemez. 
Günümüzde tasarım firmalarının büyük kısmı, ürünlerinde diğer firmalardan almış 
oldukları  lisanslanmış  fikri  hakları  kullanmaktadırlar  ve  bu  giderek 
yaygınlaşmaktadır.  Bu  sebeple  fikri  hakların  kötüye  kullanımını  engellemek 
maksadıyla cihaza özgü sayılar kullanılabilmektedir. Sahada programlanabilir kapı 
dizileri  (FPGA),  çoğunlukla  cihaz  güç  almaya  başladığında  donanım 
konfigürasyonlarını cihazın dışında bir bellek elemanından okurlar. Bu sebeple fikri 
hakların  kötü kullanıma karşı daha savunmasızdırlar. Bu tarz kötü kullanımlar 
fiziksel klonlanamayan fonksiyonlar yardımıyla engellenebilir. 
Fiziksel  klonlanamayan  fonksiyonlar, genel olarak, bir tümleşik devre içersinde 
birbirine  benzeyen  iki  yapının  karşılaştırılmasını  esas  alır.  Bu  iki  benzer  yapı 
arasında bir yarış durumu oluşturulur.  Bu yarış durumunda diğerinden daha hızlı 
olan, fiziksel  klonlanamayan  fonksiyonun çıkışını belirlemiş olur. Birbirine benzer 
iki devrenin farklı gecikmelere sahip olmasının nedenleri statik ve dinamik etkenler 
olarak ikiye ayrılabilir.   
Statik etkenler, aygıtın üretim aşamasından kaynaklanmaktadır ve cihaz bir kere 
üretildikten sonra sabit kalır. Cihazlar arasındaki statik farklılıklar, cihazın üretimi 
sırasındaki  fiziksel  duruma  bağlıdır.  Bu  fiziksel  durumdaki  farklılık,  üretilen 
cihazdaki  katkı  yoğunluklarının  farklı  olmasına  neden  olacaktır.  Ayrıca  cihaz 
üretildiği andaki fiziksel koşulların tekrar yaratılması pratik olarak olanaksızdır. Bu 
sayede, üretilen cihazlardaki üretim kaynaklı statik farklılıklar cihaza özgü olacak ve 
cihazın karakterize edilmesi için kullanılabilir olacaktır.  
Dinamik etkenler ise cihazın üretim sonrası herhangi bir anda maruz kaldığı çevresel 
etkenlere  bağlıdır.  Ortam  sıcaklığı,  devreye  uygulanan  gerilim  değerindeki 
gürültüler, yaşlanma ve diğer rastgele gürültüler devrelerin hızını etkileyen dinamik 
etkenlerdir. Fiziksel  klonlanamayan  fonksiyon devrelerinin ölçümden ölçüme farklı 
sonuçlar  vermesi  istenmeyen  bir  durumdur.  Ancak  pratikte  dinamik  etkenler  
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sebebiyle  fiziksel  klonlanamayan  fonksiyon  devreleri  her  zaman  aynı  sonucu 
üretemeyebilir. 
Bu tezde SRAM, kelebek, veri seçici tabanlı, halka osilatör tabanlı, Anderson ve flip-
flop tabanlı fiziksel  klonlanamayan  fonksiyonlar incelenmiştir. Bunların FPGA'da 
gerçeklenebilirlikleri incelenmiştir. Sonuç olarak,  gerçeklenmesi FPGA  yapısına 
daha  uygun  olan  halka  osilatör  tabanlı  fiziksel  klonlanamayan  fonksiyonlar 
seçilmiştir.  
Halka  osilatörler,  halka  içersindeki  gecikmelere  bağlı  bir  frekansta  kare  dalga 
üretirler.  Dolayısıyla  elde  edilen  kare  dalganın  frekansı,  halkayı  oluşturan 
elemanlardaki statik  ve  dinamik etkenlere göre farklılık gösterir. Yani, eşit şekilde 
dizilmiş iki osilatörün ürettiği işaretlerin frekansları aynı olmayacaktır. Bu, halka 
osilatörlerin  ürettikleri  işaretlerin  frekanslarına  göre  fiziksel  klonlanamayan 
fonksiyon devreleri elde edebilmek için kullanılabileceklerini göstermektedir.  
Halka osilatör tabanlı fiziksel  klonlanamayan  fonksiyon yapılarında, bir bitlik bir 
bilgi edebilmek için, iki osilatörün frekansları arasındaki farka bakılır. Çıkış bitinin 
değerinin ne olacağını hızlı olan osilatör belirler. Bir halka osilatörün ürettiği kare 
dalganın  frekansını  ölçmek  için  bir  sayıcı  kullanılabilir.  Karşılaştırılacak  iki 
osilatörün frekans farklarına bakmak amacıyla, osilatörlerin ürettiği işaretler iki ayrı 
sayıcının saymasını sağlar. Yani, asilatör çıkış işaretleri, sayıcıların saat işareti gibi 
kullanılır. Sonuç olarak, iki sayıcının değerleri karşılaştırılarak hangi osilatörün hızlı 
olduğuna karar verilebilir. Bu işlem, ikinci sayıcıdan birinci sayıcının değeri çıkarılıp 
elde edilen sonucun işaret bitine göre yapılabilir. Böylece birden fazla osilatör çifti 
kullanılarak bir tümleşik devreye özgü bit dizileri elde edilebilir.  
Birbiriyle eşit şekilde serilmiş iki osilatörün frekansları arasındaki farklılık sadece 
statik, üretim kaynaklı etkenlerden kaynaklanmamaktadır. Aynı zamanda dinamik 
etkiler de frekans farkını değiştirir. Bu yüzden bazı osilatör çiftlerinde,  dinamik 
etkenler  nedeniyle,  hızlı  olan  osilatör  ölçümden  ölçüme  değişkenlik 
gösterebilmektedir. Bu da o osilatör çifti için elde edilen bitin güvenilemez olduğunu 
gösterir. Oysa bu istenmeyen bir durumdur.  
Bu tezde, halka osilatör tabanlı fiziksel klonlanamayan fonksiyon devrelerinin, çeşitli 
çevresel  etkiler  karşısında güvenilirliklerin  artırılması  amaçlanmıştır.  Öncelikle, 
osilatör çiftlerinin ürettiği frekans farklılıklarını ve dinamik etkileri gözlemleyip 
modelleyebilmek  için  çeşitli  FPGA'ların  farklı  bölgelerinde  osilatör  çiftleri 
gerçeklenmiş ve frekans farklılıkları defalarca ölçülmüştür. Bu ölçümler sonucunda 
halka  osilatör  çiftlerinine  ilişkin  statik  ve  dinamik  dağılımlar  elde  edilmiştir. 
Güvenilirliği artırmak amacıyla halka osilatörleri etiketleyen bir yöntem önerilmiştir. 
Etiketler, osilatör çiftlerinin frekansları arasındaki farkın değerine göre elde edilen 
bir bitlik sayılardır. Bir osilatör çifti içersinde, hangi osilatör hızlı olursa olsun, 
etiketin değeri eşit olasılıkla bir veya sıfır olduğu için, etiket, fiziksel klonlanamayan 
fonksiyon çıkışı hakkında bir bilgi vermez. Bir osilatör çiftinin etiketi daha sonra 
osilatörler  tekrar  ölçüldüğünde  elde  edilen  değeri  düzeltmek  maksadıyla 
kullanılabilir.   
Bu  tezde  ayrıca,  halka  osilatör  tabanlı  fiziksel  klonlanamayan  fonksiyon 
devrelerinde, bir osilatör çiftinden birden fazla bit elde etme işlemi de incelenmiş ve 
dinamik etkilere karşı test edilmiştir. Bir osilatör çiftinden birden fazla bit çıkarmak 
için daha önce elde  edilmiş olan statik dağılım, eşit olasılıklı bölgelere ayrılmıştır. 
Herhangi bir osilatör çifti için ölçüm sonucunda elde edilen frekans farkının düştüğü 
bölgeye göre değer ataması yapılmıştır. 
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Etiketleme yönteminin etkinliğini test etmek için, osilatör çiftleri için elde edilen 
modele göre benzetimler yapılmıştır. Ölçülmüş olan ortam gürültüsünde, benzetim 
sonuçları,  etiketleme  yöntemi  kullanılmayan  durumda,  elde  edilecek  bitlerin 
%8.6'sının  güvenilemez  olacağını  göstermektedir.  Oysa  etiketleme  yöntemi 
kullanılarak bu hatalar tamamen ortadan kaldırılabilmektedir. Ölçülen gürültüden 
daha yüksek gürültülü durumları test etmek amacıyla, benzetimde statik ölçümlere 
eklenen  gürültünün  standart  sapması  adım  adım  yükseltilmiştir.  Etiketleme 
yönteminin kullanılmadığı durumda %23.5 güvenilmez çıktı elde edilen gürültü 
ortamında, etiketleme yöntemi ile bu değerin %0.1'e düştüğü benzetim sonucunda 
elde edilmiştir.  
Bir  osilatör  çiftinden  birden  fazla  bit  elde  etme  benzetimleri,  güvenilmez  bit 
miktarının, elde edilen bit sayısının artmasıyla arttığını göstermektedir. Örneğin, aynı 
gürültü koşullarında, bir osilatör çiftinden iki bit çıkarma, aynı osilatör çiftinden üç 
bit çıkarmaya göre daha az oranda güvenilmez bit üretmektedir. Buna karşılık, aynı 
devreden  çıkarılan  bit  sayısının  da  arttığı  söylenebilir.  Öte  yandan,  oluşan 
güvenilmez  bit  hatalarının  büyük  çoğunlukla  komşu  bölgeye  geçişlerden 
kaynaklandığı gözlenmiştir.  
Etiketleme yönteminin etkinliğini ve bir osilatör çiftinden birden fazla bit elde etme 
işlemini  gerçek  devre  üzerinde  incelemek  amacıyla,  fiziksel  klonlanamayan 
fonksiyon  devresi  FPGA  üzerinde  gerçeklenmiştir.  Gerçeklenen  fiziksel 
klonlanamayan  fonksiyon  devresi  128  halka  osilatörün  çiftinden  oluşmaktadır. 
Testler için üç adet Spartan 3E Starter kit ve bir sıcaklık odası kullanılmıştır. Sıcaklık 
odası ile ortamın sıcaklığı 10 - 65    arasında değiştirilmiştir.   
Sonuç olarak ortam sıcaklığının artmasıyla birlikte güvenilmez bit sayısının arttığı 
gözlenmiştir.  Etiketleme  yöntemi  kullanılmayan  durumda,  güvenilmez  bitlerin 
ölçülen üç FPGA için 4 ile 14 arasında değiştiği gözlenmiştir. Etiketleme yöntemi 
kullanıldığında güvenilmez bite rastlanmamıştır.   
Bir halka osilatör çiftinden birden fazla bit (iki ve üç bit bilgi) elde edilmesi de test 
edilmiştir. Sonuç olarak, elde edilen iki ve üç bitlik verilerin küçük bir farklılıkla 
birlikte eşit dağılımlı olduğu gözlenmiştir. Bir osilatör çiftinden elde edilen bit sayısı 
arttıkça, güvenilir olmayan bitlerin sayısı da artmıştır. Fakat bir osilatörden iki ve üç 
bit elde etmede tüm hataların komşu bölgede olduğu gözlenmiştir. Ayrıca iki ve üç 
bit çıkarma ile 128 osilatör çifti içeren fiziksel klonlanamayan fonksiyon devresinden 
256 ve 384 bit elde edilmiştir. 
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1.  INTRODUCTION 
Device specific secret numbers are used for device authentication in security 
applications such as IP (intellectual property) protection [1], RFID tags, counterfeit 
prevention, personal information security and private communication. Using 
purchased IPs has become a trend since it quickens the design time and brings a 
profit to IP vendors [2]. However, the protection of IPs (intellectual properties) is a 
major issue for companies that want to prevent their designs against misusages. 
Especially designs in FPGAs (Field Programmable Gate Arrays) are defenseless 
since FPGA naturally needs to be configured at device power up. Furthermore, the 
configuration file is stored in an external nonvolatile memory.  RFID tags that have a 
unique identifier for each device have a wide usage in the area of preventing from 
counterfeit of products and security of private information [3]. Identifying a device 
with a securely protected identification number brings an ability of protection to 
malicious usages. 
Physically unclonable functions (PUF) [4-7] are used to extract secret bits using 
process variations of devices. They can be thought as fingerprints of chips and 
provide unique number for each chip. Since the scales of integrated circuits are 
increasing, the uniformity of the process of integrated circuits that are fabricated with 
the same mask is hard to be obtained [8]. Process variations in a device are 
uncontrollable and unclonable, since they cannot be reproduced even by the 
manufacturer. Before a chip is fabricated, variations between same circuitry even 
inside the same chip are indefinite. Once the chip is fabricated this variations are 
randomly occurred and remain fixed. Different PUF structures are proposed and 
implemented in ASIC and FPGAs that are using process variations of fabricated ICs.  
1.1 Physically Unclonable Functions 
The definition of a PUF is given in [5] as physically random functions: PUFs are 
random functions that generate device specific information, which is physically and 
computationally impracticable to regenerate without using device itself. 
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PUFs are used with challenge-response pairs to increase the security properties. A 
challenge is applied to a PUF circuitry and a response corresponding to that 
challenge is produced by the PUF circuitry. Several challenge-response pairs can be 
used in order to authenticate the device. Since for a malicious user the responses are 
unpredictable, the authenticated device needs to be in presence. Several challenge-
response conditions can be generated depending to application that PUF is used. 
Gassend, in his master thesis [5] describes the following two properties of a PUF that 
is bounded to a device with challenge response pairs: 
 Easy to evaluate: The physical device is capable of evaluating the function in 
a short amount of time. 
 Hard to characterize: From a limited number of plausible physical 
measurements or queries of chosen Challenge-Response Pairs (CRP), an 
attacker who no longer has the device, and who can only use a limited 
amount of resources (time, money, raw material, etc...) can only extract a 
negligible amount of information about the response to a randomly chosen 
challenge. 
The PUFs that are using process variations are imposed by environmental noise 
sources such as ambient temperature and voltage fluctuations. This environmental 
noise sources affect PUFs to generate reliable responses to the same challenge from 
measurement to measurement. Intrinsic PUFs are used in order to minimize the 
environmental effects. Intrinsic PUFs are comparing the delay of the equally laid 
delay paths in the same integrated circuit. Intrinsic PUF types are detailed in the 
following sections. 
1.2 Intrinsic PUF Types 
1.2.1 SRAM PUFs 
SRAM PUFs [2, 9, 10] generates signatures from SRAM cells. SRAM cells are used 
to store data bits. An SRAM cell is consisting of two cross-coupled inverters. Two 
transistors are connected to these inverters to realize read/write operations. In Figure 
1.1, SRAM structure can be seen. 
Ideally, cross-coupled inverters in an SRAM cell are designed to be matched. Hence, 
in ideal case, threshold voltages of inverters should be equal. In practice, due to 
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process variations such as doping concentration differences and environmental 
variations such as voltage and temperature, threshold voltages of inverters differ 
from each other. Inside this factors that are affecting threshold voltages, if 
environmental variation is discarded, the reminder is the process variations. Process 
variations are random at the beginning of the production but once SRAM cell is 
fabricated, it is static and will not change anymore. 
Vdd
Q
Q’
WL
BLBL’
 
Figure 1.1 : An SRAM cell with six transistors. 
SRAM is a volatile memory. When there is no power (i.e.     is zero V), data bit 
that is previously stored in SRAM is removed. After SRAM cell is powered on, due 
to mismatches of cross-coupled inverters, SRAM cell goes either logic-0 or logic-1 
stable states. Static process variations forces SRAM cell to go to the same stable state 
each time it is powered on while random variations forces the SRAM cell to go to a 
random stable state. 
Maes et al. [10] have build a soft decision helper data algorithm to increase the 
reliability of SRAM PUFs. The error probabilities of SRAM cells are used as helper 
data. Soft decision forward error correction methods are analyzed with respect to bit-
error probabilities of fuzzy outputs obtained from SRAM cells. 
1.2.2 Butterfly PUFs 
Butterfly PUFs are described in [11]. PUF cell is consisting of a pair of cross-
coupled logic element. A bit is achieved at the output of the cell by measuring the 
speed difference of logic elements. Static process variations between logic elements 
are measured with an excitation. A resulting bit is obtained and used to generate 
secret bits. In [11] a flip-flop based butterfly PUF is generated. It is also possible to 
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built butterfly PUF cells using combinatorial loops but this is quite difficult to build 
in FPGA.  In Figure 1.2, a latch based butterfly PUF cell can be seen. 
L1
L2
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D Q
S
R
D Q
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Out
 
Figure 1.2 : Latch based butterfly PUF. 
In Figure 1.2, reset pin of L1 latch and set pin of L2 latch are connected to the 
excitation input. When excitation is asserted, the Q pin of L2 latch is logic-1 and the 
Q pin of L1 latch is logic-0. Latches are capturing data when their clock input is „1‟. 
The clock inputs of latches are set to be always logic-1. When excitation input is 
released, L1 latch tries to capture output of L2 latch and vice-versa. This creates a 
race condition and according to the speed difference of the latches. The output will 
be either logic-0 or logic-1. 
It is critical to build the cross-coupled logic symmetric. The length of the wire 
between Q output of L2 latch and the D input of the L1 latch should be equal to the 
length of the wire between Q output of L1 latch and the D input of L2 latch. 
Additionally, the wire length from the excitation to the R input of L1 latch should be 
equal to the wire length from the excitation to S input of bottom latch. 
1.2.3 Arbiter PUFs 
Arbiter PUF is introduced in [12]. The idea is to compare two identical delay paths. 
An excitation is fed to both paths at the same time and delay differences of paths are 
captured with an arbiter. This reveals information related to the process variations of 
two ideally matched delay circuits. Arbiter-based PUF can be seen in Figure 1.3. 
PUF circuit is designed such that a challenge can be asserted. Challenges are 
controlling switch components to make different delay paths. A switch component 
has two inputs, two outputs and a challenge input as can be seen in Figure 1.4. 
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Figure 1.3 : Arbiter based PUF. 
In0
In1
Out0
Out1
0
0
1
1
ib
 
Figure 1.4 : Switch component in Arbiter PUF. 
Input to output connection is simply decided according to challenge bit input. 
Mapping is given below: 
       
             
             
  (1.1) 
       
             
             
  (1.2) 
A latch can be used as an arbiter. One of the delay paths can be connected to the D 
input of a latch while the other is connected to CLK input of the latch. A signal goes 
to logic-1 from logic-0 is given to input of delay paths.  According to the delay of the 
paths, one path will transmit the rising edge to arbiter before the other. If the delay 
path that is connected to D input of latch is faster the output will be logic-1 else the 
output will be logic-0. It is important to prevent latch to go to a metastable state. 
If a delay path contains   switch components, it is possible to generate    different 
delay path configurations with different challenge bits. It is asserted in [12] that chips 
can be identified by using a significant number of challenge-response pairs. Building 
an arbiter based PUF needs a careful design. The routing becomes critical to satisfy 
that two delay paths are matched. Routing inside and outside of switch component 
should be symmetric. 
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1.2.4 Ring oscillator based PUFs 
Using ring oscillator as a base element in a PUF design is introduced in [13]. Ring 
oscillators are used to generate an oscillating signal. The frequency of the oscillating 
signal is related to the delay of each element used in ring oscillator loop and total 
wire delay. If identically generated ring oscillators are considered, they should 
produce a signal at an exact frequency according to delay model. However, due to 
unpredictable process variations, the oscillation frequency slightly changes from ring 
oscillator to ring oscillator. This change can be amplified and used as a data to 
produce device dependent identifying secret bits that are physically unclonable. 
A ring oscillator based PUF is consisting several ring oscillators and a frequency 
comparison circuitry. Ring oscillator based PUF is given in [13] as in Figure 1.5. 
. . . 
?
counter
0,1
clk0
clk1
counter
. . . 
. . . 
 
Figure 1.5 : Ring oscillator based PUF. 
An output bit in ring oscillator based PUF is produced according to compared 
identical ring oscillators. Since frequency differences of ring oscillators are 
unpredictable, the output bit will be a logic zero or logic 1 with an equal probability 
of 0.5. Frequency differences of ring oscillators are unpredictable before fabrication, 
but they are static and do not change after fabrication. However, environmental 
variations that are affecting ring oscillator frequency can cause unstable PUF outputs 
from measurement to measurement. The unstable bits can degrade the quality of PUF 
circuitry under different environmental conditions. 
Multiple ring oscillator generation is not a difficult task since a hard macro can be 
used. It is possible to generate a ring oscillator based PUF in FPGA without dealing 
the complex routing algorithms of FPGA placement and routing tools. 
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1.2.5 Anderson PUFs 
A different PUF architecture for Xilinx FPGAs is given by Anderson [14]. This PUF 
circuitry is using device specific elements to generate secret bits. The proposed 
method is implemented in Xilinx Virtex-5 FPGAs. To generate a secret bit one CLB 
(configurable logic block) is used. A CLB in Virtex-5 devices contains two slices. 
Each slice in virtex-5 devices contains four 6-input LUTs and four Flip-flops. There 
is a carry chain between LUT outputs for fast addition.  
PUF circuitry in [14] uses carry chain multiplexers, look-up tables and a flip-flop for 
generating one PUF output bit. The proposed circuitry is given in Figure 1.6. 
Luts A, B in shift 
register mode
WE
IN
OUT
clk
WE
IN
OUT
clk
clk
N1
N2
logic 1
logic 1
0101...
init: 0x5555 
init: 0xAAAA 
1010...
logic 0
logic 0
Carry chain 
multiplexers
logic 1
 
Figure 1.6 : Anderson PUF. 
According to PUF circuitry, LUT B and connected multiplexer is compared with 
LUT A and connected multiplexer. LUT A is initialized with a value of        
while LUT B is initialized with a value of 0x5555. The first inputs of carry chains are 
connected to logic-0 as shown in Figure 1.6. According to the speed of the LUT A - 
mux A pair and LUT B - mux B pair, the output of circuit given in Figure 1.6 
generates or does not generate a glitch. This signal is connected to a preset of a flip-
flop. The flip-flop is initialized with a logic-0 and the output of the flip-flop is 
connected to the input of the flip-flop. If a glitch is occurred, the output will be logic-
1. This output bit corresponds to the PUF output bit. The duration of the glitch is an 
important issue in this circuitry. Anderson [14] proposes a fine-tuning for using 
different LUTs in a slice to achieve an adequate duration pulse. 
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1.2.6 Flip-flop PUFs 
Maes et al. [15] use power-up values of flip-flops for building PUFs on FPGAs. In 
this work, an advanced knowledge about configuration and power-up sequence of 
Xilinx FPGAs is required. While FPGA is powered-up, reset sequence of flip-flops is 
skipped. This provides flip-flops to wake-up with the random value dependent to 
process variations. The value is then read out by FPGA read back option. 
According to results given in [15], less than    of flip-flops wake-up with a logic 
one. Since logic-1 and logic-0 are not equally distributed, a port processing is needed 
to create uniformity. Furthermore, nearly    of flip-flops are unreliable because 
reset value of nearly    of flip-flops can change from measurement to measurement. 
To prevent this unreliability, temporal majority voting is used. The error rate of 
unreliability can be significantly reduced by averaging lots of measurements. Spatial 
majority voting is used with an offset to increase uniformity of the original output. 
Hence a 39% (logic 0 probability) and 61% (logic 1 probability) probability is 
obtained with spatial majority voting. After majority voting operations, fuzzy 
extractors are used to increase the reliability and randomness of PUF output. 
1.3 Proposed Ring Oscillator Based PUF 
Among all PUF types, ring oscillator based PUFs are more suitable to be used in 
FPGAs. SRAM PUFs cannot be used since in a majority of FPGAs. Intrinsic SRAM 
logic is reset just after wake-up and reset sequence cannot be controlled [15].  
Butterfly PUFs and arbiter PUFs require a symmetric routing and complex routing 
structure does not allow a proper routing for this type of PUFs. On the other hand, 
Anderson PUF and using reset values of flip-flops are designed for FPGAs but 
require a tuning for used FPGA, and a complex building process is required. 
However, ring oscillator based PUFs are well studied and can easily be used in lots 
of FPGAs. It is reported in [16] that ring oscillator based PUFs are more suitable for 
FPGAs because of the opportunity to generate copies of equally laid ring oscillators 
with using hard-macros. It is easy to implement a ring oscillator circuitry and 
generate a hard macro to multiply the same ring oscillator several times. The large 
characterization of ring oscillators that are done in [17] shows that using ring 
oscillators is feasible for PUF circuits. 
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In this thesis, ring oscillator based PUF is chosen to be implemented in FPGA. It is 
observed that the frequency of ring oscillators changes from device to device and 
from placement to placement. The ring oscillators are paired in order to compare 
frequency difference of the ring oscillators in a pair. The ring oscillators and noise 
are modeled. The ring oscillator pairs that are collected from different devices and 
different placements are measured to obtain the model. It is a known issue that 
environmental effects are degrading the reliability of a ring oscillator based PUF. In 
this thesis, a labeling technique is proposed to enhance the reliability of ring 
oscillator based PUFs. The ring oscillator pairs are labeled according to their 
frequency difference. The labels then used to generate robust PUF outputs with 
respect to noise. The proposed system architecture in this thesis can be seen in Figure 
1.7. 
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Figure 1.7 : Proposed ring oscillator based PUF. 
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2.  RING OSCILLATOR DELAY MODEL 
2.1 Field Programmable Gate Arrays 
FPGAs are programmable integrated circuits that have configurable hardware 
architecture. Configuration of hardware can be changed several times after 
fabrication. FPGAs provide flexibility to designers with fast prototyping and field 
programmability. Soon after a design is finished, there is no need to wait for the 
fabrication process. Design can immediately downloaded to FPGA and real time 
performance can be checked. Previous designs can be quickly changed (i.e. new 
features and bug fixes) and can be re-implemented in FPGA. Designer can also 
change the hardware configuration of the device at run time. As a result, different 
designs can be loaded in FPGA at run time to perform different tasks inside the same 
IC.  
In general, FPGAs consist of configurable logic blocks, configurable 
interconnections and configurable clock management blocks. Some FPGAs also 
contain arithmetic blocks, in-circuit memories and some other hard-macros. As in 
ASIC, FPGA design starts with a hardware architecture. Since in this thesis Xilinx 
FPGAs are used, the design flow for Xilinx FPGAs will be given. To generate a 
programming file for Xilinx FPGAs, a development environment Xilinx ISE is 
provided by Xilinx. A project is created in ISE by describing device, package and 
some other project properties. After a circuit is described with one of the hardware 
description languages such as VHDL or Verilog, functional simulations can be run 
with any simulator. The next step after coding is to synthesize code with a 
synthesizer. There is a built-in synthesizer, XST in ISE. A third party synthesizer 
such as Synplify can be used for synthesizing the design. After the synthesizing step, 
user timing, placement and device specific constraints are added to the project. User 
constraint file, called UCF file is containing constraint for timing, placement, I/O 
placement and I/O standard. The next step is to translate the design to gather 
synthesized design and user constraints. This is done with built in NGDBuild 
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program. After translation, the design should be mapped to the specific device. In 
this phase, a careful floorplanning is critical in bigger designs to achieve a better 
timing performance. Some Xilinx tools help designers to place their designs 
properly. These programs are Xilinx PlanAhead and Xilinx FPGAEditor. After the 
design is mapped, the place and route tool in ISE places and routes the design in 
specific FPGA. The final step is to generate a bitstream to download to the selected 
FPGA. A file for compatible non-volatile memories can be generated to make the 
FPGA to wake-up with the configuration file in non-volatile memory. In Figure 2.1, 
the FPGA design flow taken from [18] can be seen. 
  
Figure 2.1 : FPGA design flow, adapted from [18]. 
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2.2 Ring Oscillator Generation in FPGA 
Ring oscillator is a circuit that is composed of odd number of inverters. Inverters are 
cascaded and the last inverter is connected to the input of the first inverter as a feed-
back. Since there is a positive feedback with a unit gain, the circuit produces a square 
wave. 
Generally, ring oscillators are designed with an enable input. Enable is needed in 
order to reduce power consumption when ring oscillator is not used. To build a ring 
oscillator with enable input, first inverter can be changed with a nand gate. A ring 
oscillator with enable input can be seen in Figure 2.2. 
 
Figure 2.2 : Ring oscillator. 
The output signal frequency of the oscillator is related to the delay of each inverter at 
the chain and the wire delay between the inverters. If the total delay of the gates and 
wires are   then output signal period is   . 
Ring oscillator is a combinatorial loop. A designer should be able to use elements in 
FPGA and give proper constraints in order to have a full control over the design. 
Synthesizing a ring oscillator requires a careful constraining methodology to prevent 
the synthesis tool from pruning the ring oscillator. Without any constraints, the 
synthesizer will remove ring oscillator. Attributes such as “keep” and “s” can be used 
to synthesize a ring oscillator. Using “keep” and “s” attribute aware synthesis and 
implementation tools that elements in ring oscillator are intentionally coded and 
should not be removed. 
2.3 Design Considerations 
A ring oscillator based PUF needs a pair of ring oscillator as a basic element. The 
output frequencies of ring oscillators in  pair are compared and an output bit is 
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produced according to the frequency difference. Once ring oscillators are close 
enough to be subjected to the same temperature and voltage noise, the reminder 
difference between ring oscillators is process variations. This is done in order to get 
rid of environmental effects by measuring adjacent ring oscillators under the same 
environmental conditions.  
Maiti and Schaumont [19], assert that correlated process variations increase the 
collision probability of PUF output from device to device. According to their 
measurements done with Xilinx Spartan 3E devices and approximately three regions 
with different frequency characteristic are observed. Hence using a ring oscillator 
from one region and one ring oscillator from another region will give an advantage to 
one of the ring oscillator. A non-fair race condition will occur. In this work, while 
generating ring oscillator array, two criteria are applied. 
The first criterion is to keep a ring oscillator in a single CLB in Spartan 3E devices. 
A CLB is a unit that contains a configurable switch matrix, look-up tables, flip-flop 
and other logic elements. Logic elements, look-up tables and flip-flops are collected 
in units called SLICEs. A CLB in Spartan 3E contains four SLICEs. Each slice 
includes two flip-flops and two LUTs (look-up table) and some other logic to help 
fast addition and to use in some other cases. Any logic with four inputs and one 
output can be implemented in a single LUT. There are eight LUT in a CLB. Hence, 
the maximum length of a ring oscillator that can be generated in a single CLB is 
seven. The reminder LUT in the CLB is used as a buffer in order to make the load of 
all ring oscillators equal. The length of the ring oscillator is fixed to seven in this 
thesis. The reason of implementing a ring oscillator in a single CLB is to get over the 
complex routing structure of FPGA while implementing multiple ring oscillators as 
hard macros. Ring oscillator element is coded with a VHDL code that instantiates 
device primitives specific to Xilinx Spartan 3E devices. These primitives are 
constrained with a relative area location constraint. A ring oscillator placement in a 
single CLB with those area constraints can be seen in Figure 2.3. 
The second criterion is to keep paired ring oscillators as close as possible. This 
criterion will make the adjacent ring oscillators to be effected by the same 
environmental noise sources. Relative area constraint is applied to ring oscillator 
components to form a compact pair. In Figure 2.4, the placement of a ring oscillator 
pair can be seen. 
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Figure 2.3 : Ring oscillator in a single CLB. 
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Figure 2.4 : A pair of ring oscillator mapped to adjacent CLBs. 
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2.4 Measurements of Ring Oscillator Pairs 
In order to understand the behavior of ring oscillator pairs, several ring oscillator 
pairs are implemented in different Spartan 3E FPGAs and different placements. 
Frequency comparison of ring oscillator pairs is done with counters that are using 
ring oscillator outputs as a clock source. There are two counters for a ring oscillator 
pair. Each counter is connected to a single ring oscillator pair. Once the counter that 
is connected to the reference ring oscillator reaches to a pre-defined count value, C, 
the other counter immediately stops and counted value is sent to a computer via SPI 
interface. Obtaining the measurement data, M that corresponds to frequency 
difference of two ring oscillators is shown in Figure 2.5. 
 
Figure 2.5 : Measurement of frequency difference of two ring oscillators. 
In tests of ring oscillator pairs, 1024 pairs that are gathered from four different FPGA 
boards are used. Each ring oscillator pair is measured several times in room 
temperature. In measurements, predefined value,   for the reference counter is    . 
When the reference counter reaches to  , the second counter value is captured and 
sent to computer. Frequency difference is measured by subtracting predefined value, 
  from the second counter value,   . For a ring oscillator pair, several measurements 
are taken. There are two distributions obtained from measurements: 
1. Histogram of mean values collected from several measurements of frequency 
difference of 1024 ring oscillator pairs 
2. Histogram of distance to mean value from measurement to measurement 
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Histogram of mean values that corresponds to distribution described in item 1 and 
noise that corresponds to distribution described in item 2 can be seen in Figure 2.6 
and Figure 2.7 respectively. A fitting Gauss distribution for both histograms are also 
calculated and plotted in Figure 2.6 and Figure 2.7. 
 
Figure 2.6 : Histogram of mean values. 
 
Figure 2.7 : Histogram of noise. 
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The first histogram gives the probability distribution function of the frequency 
difference of a randomly selected ring oscillator pair where the second histogram 
gives the noise probability distribution function. These distributions are used to 
model ring oscillator pairs and noise. It is previously given that PUF output bit is 
assigned according to frequency difference of ring oscillators. If frequencies of ring 
oscillators in a pair are close enough, the output bit may change to due to 
environmental noise sources. This is an undesirable situation. The unreliability of 
some bits in PUF circuitry output should be compensated. 
Inter-die variations are the variations of the same circuit from one device to another 
device where intra-die variations are the variations of the same circuit from 
measurement to measurement. Ring oscillators with different lengths are 
implemented in Spartan 3E FPGAs and output of ring oscillators are observed via an 
oscilloscope. As length of a ring oscillator increases, the frequency of the output 
signal decreases. It is also observed that the frequency of the signal obtained from the 
same ring oscillator varies from device to device and location to location. 
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3.  RELIABILITY ENHANCEMENT 
3.1 Background 
3.1.1 Previous works 
Ring Oscillator based PUFs generate secret bits from ring oscillator frequency 
differences. Security feature of a PUF is defined as the ability to generate different 
signatures on different ICs. This capability sometimes called as the inter-chip 
variation, which is measured with the number of changed bits in two different ICs 
deploying the same PUF circuit. Ideally, inter-chip variation should approximately 
be 50%. Reliability feature of a PUF is defined as PUF‟s ability to regenerate the 
same output bits consistently on its residing IC. Some texts call this ability as the 
intra-chip variation, which is measured by the number of bit flips on successive PUF 
calls. PUF output should generate reliable bits with respect to aging, temperature 
fluctuations and noise on voltage. Ideally, intra-chip variations are desired to be 0%. 
Suh and Devadas [13], use one-out-of-k method for generating PUF output bits. In 
their work, they claim that the frequency difference of two compared ring oscillators 
should be high enough to prevent the bit flipping from measurement to measurement. 
They give temperature effect over frequency difference of ring oscillator pairs as in 
Figure 3.1. 
 
Figure 3.1 : Temperature effect over frequency of ring oscillators [13]. 
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In [13], within   ring oscillator pairs, the one with the maximum frequency 
difference is selected and the output is assigned according to selected ring oscillator 
pair. It is given that with    , this method results an inter-chip variation of 46.15% 
and an intra-chip variation of 0.48% in the worst environmental change. They give 
false positive and false negative rate definitions as below. 
 False positive rate: The probability that PUF A will be authenticated as PUF 
B. 
 False negative rate: The probability that a correct PUF will fail to be 
authenticated. 
According to measurements in [13], if 10 or less bit errors are tolerated for 
authentication to be correct, the false positive rate is           and the false 
negative rate is        . 
Maiti and Schaumont [19] propose a structure to enhance uniqueness (reducing false 
positive rate) and reliability (reducing false negative rate). They assert that there are 
correlated process variations, which can degrade the uniqueness of a PUF output. 
Frequency of ring oscillators are depend not only the process variations but also the 
place where the ring oscillator is located. Their claim is that, if a ring oscillator pair 
is consisting of two ring oscillators from different regions of a device, the output bit 
related to this ring oscillator pair will tend to be logic-  or logic- . In order to 
increase the uniqueness of ring oscillator based PUF they place ring oscillators as 
close as possible and select ring oscillator pairs from adjacent ring oscillators. For 
increasing the reliability, a configurable ring oscillator structure is proposed. A 
configurable ring oscillator that only fits a single CLB can produce eight different 
ring oscillators. In Figure 3.2, a configurable ring oscillator that only uses a single 
CLB can be seen. 
A configuration that gives the highest frequency difference is selected to create a 
sufficient margin for noise sources to change PUF output bits. The results in [19] 
show that the uniqueness for 256 RO PUF increases to 45.51% from 35.91% and 
under the worst environmental conditions the total flipping bit number is 5. 
Yu et al. [20] used a scheme derived from common centroid design described in [9]. 
Four adjacent ring oscillators that can be seen in Figure 3.3 are grouped to construct 
a PUF cell. There is a counter connected to each of the ring oscillator in a cell. 
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Figure 3.2 : Configurable ring oscillators [19]. 
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Figure 3.3 : PUF cell used in [20]. 
The final decision is given according to the frequency difference of four ring 
oscillators instead of two. Each ring oscillator produces an oscillating signal that is 
used as a clock connected to a counter. Counter that is connected to ring oscillator B 
and to ring oscillator C are summed and subtracted from the sum of the counters 
connected to ring oscillators A and D. The decision scheme can be seen in Figure 3.4. 
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COUNTER C
+
+
comparator
Accumulator
(decrement if 
negative 
otherwise 
increment)
CLK A
CLK D
CLK B
CLK C
a
b
a>b?
out
  
Figure 3.4 : Decision scheme in [20]. 
Yin and Qu [21] use linear relationship between frequency and temperature to 
classify ring oscillator pairs. Pairs are separated at temperature axis according to their 
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contribution. If the frequency difference of a pair has enough margin to tolerate noise 
sources at temperature   then it is a contributing pair. The output bit is decided 
according to contributing pairs at temperature    
3.1.2 Helper data algorithm 
Helper data algorithm is first introduced by Linnartz and Tuyls [22]. The purpose in 
helper data algorithm is to prevent measurement data to be misused. The helper data 
algorithm [22] uses computer password verification as a model. In verification of 
password, the password is not directly compared to a reference data in database. 
Instead, password is passed through a one-way function and the output of the 
function is compared. 
PUF outputs are affected by noise and do not produce the same output within 
measurements. The effect of noise over measurement can be reduced by using a 
helper data, which does not give any information about the measurement result itself. 
The algorithm given in [22] is detailed below. 
The Algorithm uses a function,        to produce stable data from fuzzy 
measurements and a cryptographic function,   to enhance the security of measured 
data. In   function,  is helper data and   is measurement data. While using helper 
data in PUF circuitry, for the authentication of a device, PUF circuitry is measured in 
a noisy environment. The measurement data,   is passed through a delta-contracting 
and epsilon-revealing function and a stable output,   is generated with the help of 
helper data,  . Generated stable output is then passed through a hash function. The 
result of hash function is compared with the value in database. If the hash function 
output,   matches with data from database,  , the device is authenticated. The 
authentication of a device where   is secret data with standard deviation    and   is 
noise with standard deviation    is given in Figure 3.5. 
G F ?+
X
N
Y Z U V
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Authenticated Y/N
Establish key
X
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Figure 3.5 : Authentication of a device [22]. 
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The following definitions are given for delta-contracting and epsilon revealing 
functions in [22]. A function,                        is delta contracting 
function if and only if for all        there exist at least one        and one 
binary string S         such that                 where         
and   is a non-negative real number. This means that for an amount of change in 
measurement (i.e.    ),        will be equal to       .Hence the effect of 
noise will be reduced. For          is a delta contracting function and   is a 
non-negative real number, if for all        there exist a contracting vector 
       such that the mutual information         , then this function is  -
revealing. This means that  gives a small amount of information about actual PUF 
output    
Helper data is produced in enrollment phase by using the inverse function of  ,    . 
PUF circuitry is measured in an environment that satisfies a noiseless measurement. 
Measurement outputs can be averaged to reduce the effect on noise. Output of 
noiseless measurement is given to     to produce helper data, and secret PUF 
output. The generated helper data should not reveal information about secret PUF 
output. The enrollment phase, which includes a cryptographic function,   is given in 
Figure 3.6. 
F
X V
W
S
1G
X
 
Figure 3.6 : Enrollment phase of a device [22]. 
Effective techniques can be constructed with helper data algorithm to reduce the 
error probability of PUF output and to generate fully random outputs. In this work, a 
labeling technique is used in order to reduce the effect of noise over measurements. 
Labels are generated from the closeness of ring oscillator frequencies. 
3.2 Reliability Improvement Model 
3.2.1 Labeling technique 
Ring oscillator based PUF circuit outputs are generated according to frequency 
difference of ring oscillators forming a pair. Conventionally, outputs of the counters 
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connected to the ring oscillators are compared and the comparator results are 
assigned to the PUF output. In fact, this process is identical to subtract the reference 
count value from the secondary one and then returning the sign bit of the result as the 
actual output. However, a small absolute value of the subtraction result (or the 
frequency difference) can cause PUF output bit to ﬂip from measurement to 
measurement due to environmental noise sources. A labeling technique, which labels 
ring oscillator pairs according to frequency difference amount, could eliminate these 
ﬂips. 
Labeling process begins with collecting some early measurements from the targeted 
IC. From these measurements, it is inquired some statistical data that would soon 
used for reliable decisions. Let   be a random variable showing the subtraction of 
two counted values from reference and secondary ROs. Referring to inter-chip 
variation, it is assumed that   (i.e. the subtraction results) has a Gaussian distribution 
with zero mean as describe in Chapter 3.2. 
Two threshold values     and     are assigned such that 25% of the negative and 
positive values drawn from the distribution of   are within     and respective     
distances to the mean zero. Moreover, it is assumed half of the remaining subtraction 
results lay on the left and the other half lays on the right of the Gaussian curve. In 
other words, Gaussian plane is divided into four regions in which 25% of all the 
measured   values reside. After that, the ring oscillator pairs are labeled with     and 
    that are corresponding to the frequency difference region of ring oscillators. In 
case the subtraction result is greater than     or between     and  , the label is    , 
otherwise the label is    . Labeling process can be seen in Figure 3.7. 
 
Figure 3.7 : Labeling of ring oscillator pairs. 
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Labeling process corresponds to identification phase in helper data algorithm. Helper 
data is generated according to the following rule as described above: 
    
 
 
    
                  
                  
  (3.1) 
Here,     and     values are described as the thresholds that separate the normal 
distribution into four equal regions and    is the measured subtraction result of the 
 th ring oscillator pair. The PUF output for the enrollment phase can be defined as 
the rule below: 
    
 
 
    
    
    
  (3.2) 
The statistical data that is generated in the labeling process correspond to a certain IC 
and help to improve the reliability of the PUF output. The labels of ring oscillator 
pairs reveal no information about PUF outputs. Labeling technique can successfully 
correct the bit ﬂipping due to environmental variations at PUF verification phase. 
Regeneration of PUF output in labeling method is itemized as follows and can be 
seen in Figure 3.8: 
 Measure the subtraction of the counters connected to the ring oscillator pairs. 
 If label of the calculated result matches with the original label then the 
calculated result is in the correct region else it is not in the correct region. 
Move calculated result to the nearest original labeled region. 
 Correct PUF output according to the new assigned region. Output bit is ‟1‟ if 
new region is smaller than zero else output bit is ‟0‟. 
Regeneration phase corresponds to authentication in helper data algorithm. The 
regeneration function is 
    
 
  
 
      
       
            
       
 (3.3) 
where             and            . Labels do not reveal information about 
PUF output. Because a malicious person that have a label for ring oscillator pair does 
not have a clue about the output of PUF bit. 
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Figure 3.8 : Regeneration phase with labeling technique. 
3.2.2 Extracting multiple bits from a single RO-pair 
It is possible to extract multiple bits from a ring oscillator based PUF cell due to its 
measurement nature. Since the measurement of ring oscillator is directly related to 
frequency difference of ring oscillators, the frequency difference can be quantized to 
equally probable regions in order to extract multiple bits. For example, four 
quantization regions for two bits and eight quantization region for three bits can be 
used. The important point is to use gray code for quantization to reduce 
environmental noise effect. In Figure 3.9, according to Gauss distribution, two bits 
and three bits extraction scheme is given. 
There are two significant benefits of extracting multiple bits from a single ring 
oscillator based PUF cell. Producing more bits from the same PUF circuitry is the 
first benefit. Conventionally only one bit is generated from the ring oscillator based 
PUF cell indicating the faster ring oscillator. However, since a counter is used while 
measuring ring oscillator pairs, multiple bits can be extracted with multiple 
quantization regions. The other benefit is the error correcting capability of multiple 
bits from the same ring oscillator pair. Let's assume for extracting   bits from a ring 
oscillator pair, frequency difference is quantized to    regions. The frequency 
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difference for a ring oscillator pair,   is measured without noise at     quantization 
region and a code word,   with   bit length is assigned to this quantization level. 
Under the assumption that noise can change frequency difference to jump to an 
adjacent quantization level, a new measurement for   will be at                
     regions. Since gray code is used for coding the quantization regions, only one 
bit can change from measurement to measurement. Measurement at adjacent 
quantization regions can be neglected or can be favored against two quantization 
level changes. These two benefits will bring an advantage to ring oscillator based 
PUFs due to measuring the grade of frequency difference of the ring oscillators. 
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Figure 3.9 : Two and three bits from a single ring oscillator pair. 
3.3 Simulation Results 
Simulations are run, in order to analyze the performance of labeling technique and 
extracting multiple bits from a ring oscillator pair. Erroneous bits from measurement 
to measurement with or without labeling technique are compared. The model used in 
simulations is shown in Figure 3.10. 
Simulations for labeling technique start with a number generated according to the 
distribution model given in Figure 2.6. The measured standard deviation for 
frequency difference distribution is 236.1. Generated frequency difference is first 
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passed through enrollment phase without any noise. PUF output and label for 
modeled ring oscillator pair are generated in enrollment phase. Then in order to 
simulate noise, a number is generated according to the distribution given in Figure 
2.7. The measured standard deviation for frequency difference distribution is 6.35. 
The same ring oscillator pair is subjected to noise and checked if error occurs in     
measurements to simulate measurement of the same ring oscillator with noise. The 
parameters that are used in labeling technique are generated from the measurement 
done in chapter 3.3. According to measurements,    ,     ,     and      values 
are calculated as 160, 80, -160 and -80 respectively. Figure 3.11 illustrates the 
simulation results of unreliable bits in     modeled ring oscillator pairs according to 
influencing noise with different standard deviations. 
Generate a random 
number, source: with 
0 mean and σ0 to 
simulate a RO-pair
Enrollment phase:
- Puf output without noise
- Label generations
Generate a random number, 
noise: with 0 mean and σ1 to 
simulate a environmental 
noise
Add noise to source
Save PUF output and 
label
Generate PUF output 
with and without 
labeling
Compare PUF output 
with saved PUF 
output Error detected
 
Figure 3.10 : Simulation model. 
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Figure 3.11 : Simulation results of labeling technique. 
It is obvious that PUF output will be affected by voltage and temperature changes 
and the mean value of noise will change according to voltage and temperature 
changes. It is difficult to model the mean value change since the mean value of noise 
will be different for each ring oscillator pair according to Figure 3.1.  
Simulation for labeling technique shows that labeling technique provides a 
significant improvement at the reliability of ring oscillator based PUFs. The labels do 
not reveal information about the PUF outputs while they can successfully help 
regeneration of PUF outputs. 
Multiple bits extraction from a ring oscillator pair is analyzed with simulations. Two 
and three bits extraction simulation results that are including number of unreliable bit 
ratio is shown in Figure 3.12. 
It is observed in simulations that for two bits extraction, two region jumps never 
occur at the outputs for noise standard deviation shown in Figure 3.12. For three bits 
extraction only at high noise values with standard deviations 16 and 18, 1 and 30 
times two region jumps occur. Multiple bits extraction can improve the performance 
of ring oscillator based PUFs 
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Figure 3.12 : Simulation results of multiple bits extraction. 
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4.  FPGA IMPLEMENTATION 
4.1 FPGA Implementation 
Spartan 3E starter kits are used for implementation of ring oscillator based PUF. The 
reliability enhancement of labeling technique and extracting multiple bits from a 
single ring oscillator pair is analyzed. The first step is generation of a ring oscillator. 
Ring oscillator array is implemented as described in Chapter 3.2 and Chapter 3.3. 
Each LUT in a ring oscillator is relatively constrained to fill a single CLB to prevent 
the ring oscillator mismatches caused by place and route tool. A CLB consists of four 
slices and each slice includes two LUT4 primitives. Locations of device primitives 
are given as attributes in RTL code. Ring oscillators are grouped to form a ring 
oscillator array that fills a rectangular area in FPGA. This is done with relatively 
constraining ring oscillators. In order to generate 128-bit length PUF output, there 
are           ring oscillators forming a       rectangular area. An exact 
relative location origin for this rectangle is given as         . Finally, a placement 
as shown in Figure 4.1 is obtained. 
 
Figure 4.1 : Ring oscillator array placement. 
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Ring oscillator array is divided into two identical sub-group i.e. reference and 
secondary ring oscillators. The adjacent ring oscillators are paired for frequency 
difference measurement.  Output of reference and secondary ring oscillators are 
multiplexed inside the group to measure frequency difference of only one ring 
oscillator pair at a time as shown in Figure 4.2. 
Ring osc 0
Ring osc 1
Ring osc m-1
. .
Ring osc m
Ring osc m+1
Ring osc 2m-1
. .
clk0
clk1
 
Figure 4.2 : Reference and secondary ring oscillators. 
Clock signals provided from the output of selected ring oscillators are used as clock 
source for two counters, one for reference ring oscillator and the other for secondary 
ring oscillator. The hardware top-level block diagram of measurement circuit is 
given in Figure 4.3. 
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Figure 4.3 : Top level block diagram of FPGA implementation. 
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There are two state machines in the design, state machine 1,     and state machine 2, 
    as shown in Figure 4.3.     generates select and enable signals for ring oscillator 
array and a start signal for    . It receives a start signal and starts to scan all ring 
oscillator pairs.     indicates a finish signal after selected ring oscillator pair is 
successfully measured. Then     captures the measurement value, sends it to SPI 
interface and enables the next ring oscillator pair. The states of     are shown in 
Figure 4.4. 
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St_restart
St_count
St_finish
Start pulse
received
Restart 
completedRO count
finished
Measured 
data sent and 
not last RO
Measured 
data sent and 
last RO
 
Figure 4.4 : State machine 1. 
    has only two states namely idle state and enable state. It is synchronous to 
reference ring oscillator output clock. State goes to enable when a start signal 
received from     and when counter connected to reference ring oscillator reaches to 
a predefined value,  , state goes back to idle state.   value for test platform is 
0x8000. The measurement value corresponds to count value of the second ring 
oscillator,   . The frequency difference of two ring oscillators is measured as 
           . For example for a ring oscillator pair if    is measured as 
       when reference counter reaches to       , the frequency difference will be 
       which is 21 in decimal. 
To finish a measurement successfully,     should span all paired ring oscillators. 
Value at the output of the secondary counter should be captured and sent via SPI 
interface. Captured counter values are sent to a computer in order to check the 
improvement of labeling technique. For simplicity, the captured count values are 
processed in computer. 
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4.2 Test Platform 
In FPGA realization of ring oscillator based PUF circuit, counter value for the 
secondary ring oscillators are sent to computer via SPI interface. Labeling technique 
can be assumed as a post-processing for bit correction at the output of ring oscillator 
based PUF. Since the platform is a test platform, labeling technique is implemented 
to the output of ring oscillator based PUF in computer. System block diagram is 
given in Figure 4.5. 
Post Processing
in PC
SPI BUS
SPI RX/TX 
BLOCK
Measurement 
Circuit of PUF
FPGA
 
Figure 4.5 : System block diagram. 
A measurement starts with a start command sent from PC to FPGA via SPI interface. 
The circuit takes a successive measurement and sends two bytes data for each pair. 
These two bytes are corresponding to count value of the second counter. The value is 
received via SPI interface by PC. In PC, received values are used to generate PUF 
outputs with or without labeling technique. Labels are assigned in a PC program and 
saved for repeating measurements of the same ring oscillator. 
For the test platform, a temperature chamber is used to analyze the effect of varying 
ambient temperature over labeling technique and ring oscillator frequency difference. 
The ambient temperature is changed from 10    to 65   . 
4.3 Test Results 
Experiment consists of three stages. At the first stage, different PUF output 
generations for all devices are observed at room temperature to extract the 
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distribution of subtraction results that are corresponding to frequency difference of 
ring oscillator pairs. Threshold values,    ,     ,     and      values are 
calculated for the labeling technique. In the second stage, a ring oscillator based PUF 
circuitry with 128 ring oscillator pairs is placed in FPGA as shown in Figure 4.1. For 
a temperature range changing from 10    to 65   , ring oscillator pairs are measured 
and results are collected in PC as shown in Figure 4.3. PUF outputs and labels for 
identification phase are generated for collected data at room temperature. Lastly, data 
gathered from different ambient temperatures are used to analyze the performance. 
Items that are analyzed are labeling technique and multiple bits extraction. 
In order to define    ,     ,     and      values, subtraction results from 1024 
ring oscillator pairs from different devices are collected at room temperature. The 
subtraction result for     ring oscillator pair is defined as               where  
    is the secondary counter value. The    values are averaged to cancel effect of 
noise. From these values, it is obtained that the probability of the subtraction result 
being greater than zero is 0.5381. This probability is almost what expected even 
though it slightly bias at the positive side. The mean value and standard deviation of 
the fitting Gaussian distribution are calculated as 19 and 236 respectively. Mean 
value is ignored while assigning threshold values. From collected data,    ,     , 
    and      values that are dividing the Gauss distribution with zero mean are 
calculated as 160, 80, -160, -80 respectively. 
At target 25    temperature, it is empirically seen that different devices sharing the 
same hardware configuration generate different outputs. According to the PUF 
enrollment phase, which has produced the values given in Table 4.1, labels of the 
ring oscillator pairs are defined for all FPGA devices. Identification values of three 
used devices and calculated labels are shown in Table 4.1. 
Hamming weight of a binary array is the number of 1's in the array. From Table 4.1 
it is seen that average Hamming weight of IDs are 61 which is close to the desired 
value the half of 128. Hamming distance between two binary arrays is the number of 
different bits between the arrays. From the values that are given in Table 4.1, 
Hamming distance between B1 and B2 is 55, Hamming distance between B1 and B3 
is 66 and Hamming distance between B2 and B3 is 67. The desired Hamming 
distance is the half of the bits. 
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Table 4.1 : IDs and labels for test boards. 
BROAD 
NUMBER 
IDs Labels Hamming Weigth 
of IDs 
B1 F4D885D4B8B23E00
CA326893E1F7D454 
1C2DA7440604FA0E2
D17B226FDB22AC9 
61 
B2 422A395433A43762E
076F0C2B3D6CB61 
19CCBC43BE24DA8D
5CE8E27AA47569DC 
60 
 
B3 11DC5F15F48A5002
318E5254A6FEDEEC 
2A1B088B9A48C7103
99F0F46C2703306 
62 
As mentioned earlier, a temperature chamber is used in order to control the ambient 
temperature of test setup. The measurements that are done with temperature chamber 
for board 1 can be seen in Figure 4.6. 
 
Figure 4.6 : Board 1 measurement. 
It can be seen that for changing temperature, subtraction result for ring oscillator 
pairs changes. This will cause unreliable bits at the output of ring oscillator based 
PUF. The same measurements are done for board 2 and board 3. Subtraction results 
for different temperatures for board 2 and board 3 can be seen in Figure 4.7 and 
Figure 4.8 respectively. 
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Figure 4.7 : Board 2 measurement. 
 
Figure 4.8 : Board 3 measurement. 
For each temperature point shown in Figure 4.9, 1000 measurements are conducted. 
A bit is marked as unreliable even if for one measurement PUF output bit is not 
verified with the original PUF output. The number of unstable bits of board 1, board 
2 and board 3 are given in Figure 4.9, Figure 4.10 and Figure 4.11. 
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Figure 4.9 : Labeling performance for board 1. 
 
Figure 4.10 : Labeling performance for board 2. 
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Figure 4.11 : Labeling performance for board 3. 
It is expected that when multiple bits are obtained from a ring oscillator pair, the 
distribution of generated code words are equally distributed. For example, in two bits 
case, each quantization region should have 25% of total ring oscillator pairs. The 
distributions obtained from measurements for two and three bits extractions are 
shown in Figure 4.12 and Figure 4.13 respectively. 
 
Figure 4.12 : Region distribution for four quantization regions. 
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Figure 4.13 : Region distribution for eight quantization regions. 
For two and three bits extraction from a single ring oscillator pair, numbers of 
changing bits from measurement to measurement are shown in Figure 4.14 and 
Figure 4.15 respectively. From the same PUF circuitry with 128 ring oscillator pairs, 
it is possible to extract 256 bits with two bits per pair and 384 bits with three bits per 
pair. 
 
Figure 4.14 : Unreliable bits for two bits extraction. 
41 
 
Figure 4.15 : Unreliable bits for three bits extraction. 
For two bit and three bits extraction, however the number of unreliable bits are 
increasing, the number of extracted bits are doubled or tripled with two and three bits 
extraction. It is observed that, all unreliable bits are caused by jumping to the 
adjacent quantization region. This is a point that can help the identification of PUF 
circuit, in the presence of noise. 
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5.  CONCLUSIONS AND RECOMMENDATIONS  
Physically unclonable functions are using complex device physical structures to 
provide secret and reliable bits for device identification and authentication. In 
integrated circuits, due to unpredictable process variations, physically unclonable 
functions measuring process variations of fabricated device can be used. Generally, 
delays of the two identically laid paths inside the same chip are compared and the 
output of the PUF is produced according to this comparison. However, process 
variations are not the only variations that are affecting a delay path in an integrated 
circuit. Some other delay variation sources such as temperature and voltages can 
degrade the reliability of physically unclonable functions. 
In this thesis, ring oscillator based PUFs are implemented in Spartan 3E FPGAs and 
delay model for a ring oscillator pair is obtained. According to obtained delay model, 
two methods are analyzed: labeling technique and extracting multiple bits from a 
ring oscillator pair. A temperature chamber is used in order to analyze the 
performance with respect to temperature changing from 10    to 65   . In Spartan 
3E FPGAs, a PUF circuitry including 128 ring oscillator pairs are implemented. The 
results show that without labeling technique 4-14 bits are unreliable, however with 
using labeling technique no unreliable bits are observed. Traditionally, each ring 
oscillator pair in ring oscillator based PUF circuits produces one-bit output. Multiple 
bits can be extracted from a ring oscillator pair and this can help to increase reliable 
PUF outputs. It is observed that when two bits are extracted, the distribution of code 
words remains nearly uniform with a slight bias. The same observations are done for 
three bits extraction. The number of erroneous bits is increasing with multiple bits 
extraction, but it is observed that all erroneous bits are coming from the adjacent 
quantization region for both two and three bits extraction. 17-30 and 38-60 bits are 
unreliable for two and three bits extractions respectively. This data can be used to 
enhance the performance of ring oscillator based PUFs. 
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